JPH0479022B2 - - Google Patents
Info
- Publication number
- JPH0479022B2 JPH0479022B2 JP60129281A JP12928185A JPH0479022B2 JP H0479022 B2 JPH0479022 B2 JP H0479022B2 JP 60129281 A JP60129281 A JP 60129281A JP 12928185 A JP12928185 A JP 12928185A JP H0479022 B2 JPH0479022 B2 JP H0479022B2
- Authority
- JP
- Japan
- Prior art keywords
- bus
- data
- cpu
- cycle
- dma
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Bus Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12928185A JPS61286956A (ja) | 1985-06-14 | 1985-06-14 | デ−タ処理装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12928185A JPS61286956A (ja) | 1985-06-14 | 1985-06-14 | デ−タ処理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61286956A JPS61286956A (ja) | 1986-12-17 |
JPH0479022B2 true JPH0479022B2 (en]) | 1992-12-14 |
Family
ID=15005701
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12928185A Granted JPS61286956A (ja) | 1985-06-14 | 1985-06-14 | デ−タ処理装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61286956A (en]) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003006003A (ja) * | 2001-06-18 | 2003-01-10 | Mitsubishi Electric Corp | Dmaコントローラおよび半導体集積回路 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6048566A (ja) * | 1983-08-26 | 1985-03-16 | Hitachi Ltd | メモリバスアクセス方式 |
-
1985
- 1985-06-14 JP JP12928185A patent/JPS61286956A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61286956A (ja) | 1986-12-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0166272B1 (en) | Processor bus access | |
JP3057934B2 (ja) | 共有バス調停機構 | |
US4949241A (en) | Microcomputer system including a master processor and a slave processor synchronized by three control lines | |
JPS5847050B2 (ja) | 入出力割込みシステム | |
KR100335785B1 (ko) | 데이타처리명령의실행 | |
JPH045216B2 (en]) | ||
JP2006113689A (ja) | バスブリッジ装置およびデータ転送方法 | |
JPH0479022B2 (en]) | ||
JP2555084B2 (ja) | マイクロプロセツサ | |
JP2679440B2 (ja) | 情報処理装置 | |
JP3145765B2 (ja) | 情報処理装置 | |
JPH0447350A (ja) | 主記憶読み出し応答制御方式 | |
JP2581144B2 (ja) | バス制御装置 | |
JP2560312B2 (ja) | 情報処理システム | |
JP2531209B2 (ja) | チャネル装置 | |
JPS61264436A (ja) | デ−タ処理方式 | |
JPS58205258A (ja) | デ−タ処理装置 | |
JPS61117651A (ja) | インタ−フエイス装置 | |
JP2594567B2 (ja) | メモリアクセス制御装置 | |
JPH0321941B2 (en]) | ||
JPH02307123A (ja) | 計算機 | |
JPH1011405A (ja) | メモリアクセス競合制御システム | |
JPH05265942A (ja) | Dma制御部におけるデータ入出力方法 | |
JPS5815813B2 (ja) | デ−タシヨリソウチ | |
JPH0443355B2 (en]) |